Discussion:
如何做設計驗證?
(时间太久无法回复)
dydy
2006-08-26 09:11:52 UTC
Permalink
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
: 是不是一般做 FPGA prototyping 也只能 handle pure function
: 而沒有 Timing。它們似乎也可以驗證整個系統,它們是怎麼 handle
: timing?
download到FPGA板子裡面後
不是有相對應的合成電路了?
那這樣去驗證design就算是有考慮timing了吧?
所以FPGA是在有考慮timing的條件下去做check
會用硬體驗證只是希望加快驗證的速度而已
這樣說應該沒錯吧?
--
※ Origin: 交大資工鳳凰城資訊站 <bbs.csie.nctu.edu.tw> 
◆ From: 2.105.65.61-savecom
dydy
2006-08-26 09:12:13 UTC
Permalink
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!

�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
�αӯ��F�A�Q���v18�N!!!!!!!!!!!!!
: �A��STA�����n�w�g���OFunctional Verification���d���F
: timing�O�̰򥻪� �򥻤Wtiming�����DSTA�����ѨM
�ڬO�S��run�Ldigital design flow��^^"
���L�b����STA��R��
���F�ŦXtiming constraint���n�D�~
�[�Jtiming���]����O�i���|��skew or glitch
�y��function error?
STA�u��timing���D?
���|���X�h�Ҷqtiming�y��function�����D?
�٬O��design��
��check Function���D(�L�Ҽ{timing)
�A�ӴN��STA��check timing

��...�ڬO�Q�бФj�a
���|�A�Ҽ{timing���]��U�b�h��function check?
�U���U����?
--
�� Origin: ���j���u���ī����T�� <bbs.csie.nctu.edu.tw> 
�� From: 2.105.65.61-savecom
dydy
2006-08-26 09:12:07 UTC
Permalink
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
: 要怎麼做到 100% functional coverage?困難嗎?
: 若因為 timing 影響到 function,那換不同的製程是不是就可能
: 造成 function 不 work?
: 難道無法做到完全 timing independent?
驗證的方法很多...
不過最常見的還是靠simulation
digital design往往十分龐大
當input pin很多時
你是無法把所有pattern都run過
當然有很多人提出各式各樣的方法來改善
不過要號稱100% coverage的驗證
可能只有上課的project那種小電路才可能吧XD
--
※ Origin: 交大資工鳳凰城資訊站 <bbs.csie.nctu.edu.tw> 
◆ From: 2.105.65.61-savecom
dydy
2006-08-26 09:12:55 UTC
Permalink
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
那如何確認你的 function 符合你的規格呢?
用 FPGA 囉.
其他嘛.. 用 JPEG 為例,
驗證 encoder: 把encode好的東西用已做好的decoder (SW/HW)來decode;
..... decoder: 把一張JPEG圖輸入, 看輸出的Y,Cb,Cr / RGB 能不能用軟體看
更專業的如測 LCD Panel, 可到致茂網站看他們的機台.
--
※ Origin: 交大資工鳳凰城資訊站 <bbs.csie.nctu.edu.tw> 
◆ From: 2.105.65.61-savecom
dydy
2006-08-26 09:13:00 UTC
Permalink
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!

翁敏航幹你娘祖宗18代!!!!!!!!!!!!!翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
翁敏航幹你娘祖宗18代!!!!!!!!!!!!!
那如何確認你的 function 符合你的規格呢?
如果是數位電路的話,那只要 Functional work ,那就是 work了
Analog 的話,通常都有數種或是固定方法的測試電路。
--
※ Origin: 交大資工鳳凰城資訊站 <bbs.csie.nctu.edu.tw> 
◆ From: 2.105.65.61-savecom

Loading...